Pull to refresh
0
0
Денис @Dufl

FPGA designer

Send message

Information

Rating
Does not participate
Date of birth
Registered
Activity

Specialization

FPGA designer
FPGA
Verilog HDL
Python
Linux